The good news is Jedec released in early January an initial standard for Wide I/O memories seen as key for mobile application processors. The bad news is some standards efforts, including faster Jedec memories needed for server and networking uses, may drag into 2013.
“We have less than a year to put the rest of the key standards in place, otherwise commercial pressures will push EDA and other companies to solve the problems themselves and want to own their solutions,” said Riko Radojcic, a director of advanced technology engineering at Qualcomm, speaking in a panel discussion on the topic at DesignCon here.
“I think we have a window of opportunity that of months,” said Radojcic who chairs a board overseeing a set of 3-D IC standards efforts underway at the Silicon Integration Initiative Inc., (Si2), an industry standards group. “Those of us who are impatient think we are already a year behind,” he said.
The Si2 effort consists of three working groups officially kicked off last summer at the Design Automation Conference. The groups are expected to deliver by the end of this year standards for the first of three phases, said Sumit DasGupta, senior vice president of engineering at Si2.
The initial phase is defining formats for sharing design data on 2.5- and 3-D partitioning and floor planning including thermal and mechanical constraints and exclusion zones between chip layers. A second phase will create formats for sharing modeling information, and a third phase will describe formats and APIs needed to create full 3-D IC design flows, he said.
The Si2 group includes participants form Cadence, Intel, GlobalFoundries, Mentor Graphics and Qualcomm among others. “Our goal is to deliver the first specs for review late in the second or third quarter,” said DasGupta.
Separately, Sematech has kicked off a variety of manufacturing standards listed on its Web site. They include definitions for process flows, thermal and mechanical strength standards and