DDR4 PHY IP reaches 2667Mbps at 28nm: 3200Mbps next?

February 05, 2014 // By Julien Happich
Cadence Design Systems claims it has achieved 2667 Mbps performance on its double data rate fourth generation (DDR4) PHY Intellectual Property for 28nm, an industry’s best according to the EDA vendor.

By providing both the DDR4 controller and the DDR4 PHY at that high speed, the company will allow designers to truly leverage DDR4 high-speed memories into servers, networking and consumer applications.

“In 28nm, there has been no DDR4 IP in the market that we are aware that has achieved any more than 2400Mbps”, commented Andrea Huse, Senior Marketing Manager at Cadence Design Systems. “In general, IP for DDR3 has been in the 2133 Mbps range on the high side and we are currently planning DDR4 – 3200 IP using a smaller geometry node” she added.

The DDR4 PHY IP will support higher densities than DDR3, but it has other significant advantages over DDR3, including greater reliability, better power efficiency operating from 1.2V instead of 1.5V for DDR3, higher capacity, explained the EDA vendor.

Reliability, availability, and serviceability (RAS) are more robust since DDR4 supports command and address parity error detection and recovery, command blocking upon detection of parity error, but also a connectivity test mode. DDR4 also provides optional features like CRC protection for write data.

Visit Cadence at www.cadence.com

Related articles:

LeCroy claims first DDR4 bus and timing analyzer

JEDEC reveals key attributes of upcoming DDR4 standard

Industry's first DDR4 design IP solutions proven in 28nm silicon