The low-cost Cyclone 10 GX can support 10G transceivers and hard floating point DSP (digital signal processing). It offers 2-times the performance increase over the previous generation of Cyclone. The architectural innovation in the implementation of IEEE 754 single-precision hardened floating-point DSP blocks can enable processing rates up to 134 GFLOPs (giga floating-point operations per second). The Cyclone GX allows engineers to lower their bill of materials costs by integrating industrial networking and functional safety in a single chip.
The Intel Cyclone 10 LP is aimed at applications where cost and power are key factors in the design decision. These systems typically use FPGA densities that are sub 75K LE and chip-to-chip bridging functions between electronic components or I/O expansion for microprocessors. Cyclone 10 LP can also be used for automotive video processing used in rear-view cameras and in sensor fusion, where data gathered while the car is on the road is combined from multiple sensors in the car to provide a more complete view of what is happening. The Cyclone 10 FPGA family will be available in the second half of 2017, along with evaluation kits and boards, and the latest version of Quartus, the Intel FPGA programming software.
Visit Intel at www.altera.com