£1.5m to boost use of ARM’s CHERI security
The UK government has opened a £1.5 million ($1.5m, €1.6m) competition to experiment with ARM’s Morello secure processor technology.
The competition from the Defence and Security Accelerator (DASA) will fund projects up to £100,000 using the Capability Hardware Enhanced RISC Instructions (CHERI) architecture extensions in the Arm’s Morello prototype System on Chip (SoC).
- ARM ships ground-breaking Morello secure processor board
- ARM details security in ARMv9 designs
- SoftBank courts Samsung to form ‘strategic alliance’ with ARM
As well as new designs, projects will look at porting an existing codebase or tool such as a compiler into the Morello environment and strengthen its security by using the Morello enhanced security features, as well as redesigning an existing application to employ the fine grain software compartmentalisation in CHERI to provide more security.
The deadline to submit a proposal is midday 14 November 2022.
The ARM Morello Programme, funded by Digital Security by Design (DSbD), is a collaboration between academia, industry and government to research and create more secure hardware and software to improve built-in security. CHERI is the key underpinning technology that addresses memory safety issues and enables fine grain protection of applications.
Using this technology, Arm has designed a prototype SoC and development board, called the Morello board, the world’s first industrial quality implementation of CHERI. The Morello board is being distributed to industry and academia to test the prototype architecture to investigate and experiment on its capabilities.
Other ARM articles
- First ARM SystemReady certification for the data centre
- ARM details virtual model use for the IoT
- General purpose M33 microcontroller certified to PSA Level 3
- ARM launches its first Cortex-A pre-validated sub-system
Other articles on eeNews Europe
- Graphcore set to cut jobs
- Intel picks Italian site for chiplet plant
- Native RISC-V ROS chip targets robotics
- ST, CAES team on octacore RISC-V space chip with selectable cores
- Perforce drives into the semiconductor industry
