MENU

3D semicircular Flash memory cell structure increases density

3D semicircular Flash memory cell structure increases density

By eeNews Europe



Twin BiCS FLASH offers better program slope and a larger program/erase window at a smaller cell size compared to circular Charge Trap (CT) cells. These attributes make this new cell design a promising candidate to surpass four bits per cell (QLC) for significantly higher memory density and fewer stacking layers.

3D flash memory technology achieves high bit density and low cost per bit through increasing the number of cell stacked layers and implementing multilayer stack deposition and high aspect ratio etching. Recently the number of cell layers has exceeded 100, making managing the trade-offs among etch profile control, size uniformity and productivity increasingly challenging. KIOXIA’s new semicircular cell design splits the gate electrode in the conventional circular cell to reduce cell size compared to the conventional circular cell, enabling higher-density memory at a lower number of cell layers.

The circular control gate offers a larger program window with relaxed saturation problems when compared with a planar gate because of the curvature effect, where carrier injection through the tunnel dielectric is enhanced while electron leakage to the block (BLK) dielectric is lowered. In the split-gate cell design, the circular control gate is symmetrically divided into two semicircular gates, taking advantage of the improvement in the program/erase dynamics. The conductive storage layer is used for high charge trapping efficiency in conjunction with the high-k BLK dielectrics, achieving high coupling ratio to gain program window as well as reduced electron leakage from the FG, relieving the saturation issue. The experimental program/erase characteristics reveal that the semicircular FG cells with the high-k-based BLK exhibit significant gains in the program slope and program/erase window over the larger-sized circular CT cells. The semicircular FG cells, having superior program/erase characteristics, are expected to attain comparably tight QLC Vt distributions at small cell size. Further, integration of low-trap Si channel makes possible more than four bits/cell, e.g., Penta-Level Cell (PLC). These results confirm that semicircular FG cells are a viable option to pursue higher bit density.

More information

www.kioxia.com

Related news

Toshiba Memory Europe becomes KIOXIA today

2nd gen serial interface NAND provides high data rates

Global semiconductor revenue hits $120.8 billion in Q2

ARM supports eMRAM on Samsung’s FDSOI process

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News

Share:

10s