Murata has launched a range of high capacity silicon capacitors aimed at power distribution networks (PDN) in chip packages for mobile and high-performance computing (HPC) applications.
The SiCap silicon capacitors have a density of 1.3 µF/mm², low ESL of a few pH and low ESR of a few mΩ.
The profile of under 40µm enables chip designers to embed the silicon capacitor into the package as close to the active die as possible, minimizing the current’s effective path length and minimizing the parasitics.
The multi-terminal silicon capacitor devices satisfy the various SoC and microprocessor design requirements for multiple terminal capacitor networks. Replacing conventional monolithic ceramic capacitors with multi-terminal silicon capacitor devices reduces the total quantity of capacitors required on the board significantly, which improves the compactness of the end design. Fewer capacitors also results in total savings in both bill of materials and mounting costs.
Other articles on eeNews Power
- imec, ARM demonstrate backside power delivery
- Nanograf hits 800Wh/l milestone with silicon battery
- Solid Power goes public in $1.2bn deal for silicon battery manufacturing
- First multiport PoE injector boosts WiFi 6 rollout
- Body-coupled RF charging of wearables