Agilent Technologies launches latest version of its RFIC simulation software
Normal
0
false
false
false
EN-GB
X-NONE
X-NONE
/* Style Definitions */
table.MsoNormalTable
{mso-style-name:”Table Normal”;
mso-tstyle-rowband-size:0;
mso-tstyle-colband-size:0;
mso-style-noshow:yes;
mso-style-priority:99;
mso-style-parent:””;
mso-padding-alt:0cm 5.4pt 0cm 5.4pt;
mso-para-margin-top:0cm;
mso-para-margin-right:0cm;
mso-para-margin-bottom:10.0pt;
mso-para-margin-left:0cm;
line-height:115%;
mso-pagination:widow-orphan;
font-size:11.0pt;
font-family:”Calibri”,”sans-serif”;
mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;
mso-hansi-font-family:Calibri;
mso-hansi-theme-font:minor-latin;
mso-bidi-font-family:”Times New Roman”;
mso-bidi-theme-font:minor-bidi;
mso-fareast-language:EN-US;}
Updates for RF design analysis include carrier-analysis improvements that deliver significantly better scalability and performance on multicore CPUs, improved performance of carrier and SSNA noise analyses, fast yield-contributor analyses for RF and analog/mixed-signal designers, including DC, AC and oscillator analysis, and enhanced fast circuit-envelope analysis that accelerates RF functional path simulations by an order of magnitude or more.
The software offers broader support for RFIC-centric source configurations for models including memory effects, it provides an enhanced crystal oscillator convergence option that reduces the frustration of simulating crystal oscillators. GoldenGate version 2011 boasts a number of improvements for wireless design verification. Fast mismatch analysis dramatically accelerates the block and functional path verification that RFIC designers perform every day, without loss of accuracy, including new support for Cadence corners tool.
The updated adslib for the GoldenGate library now includes delay-defined transmission lines and Philips-TU Delft standard/user-defined bondwire models. Using this, engineers can simulate more of their designs by including RF package and board effects. Additionally, by closing the loop between system and circuit designers using the new SystemVue and GoldenGate links and flows, designers can greatly accelerate system-level verification of RFICs.
More information on GoldenGate version 2011 at www.agilent.com/find/eesof-goldengate2011
Visit Agilent EEsof EDA Software at www.agilent.com/find/eesof
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
