MENU

ASE shows vertical power for AI data centres

ASE shows vertical power for AI data centres

Technology News |
By Nick Flaherty



Packaging giant Advanced Semiconductor Engineering (ASE) has developed a system in package technology to boost power efficiency in AI and data centre applications.

The ASE powerSiP technology reduces signal and transmission loss while addressing current density with a vertically integrated multi-stage voltage regulator module (VRM) for higher system efficiency and lower power consumption.

The vertical powerSIP is 25% smaller when compared to traditional side-by-side configurations and allows a 50% increase in current density from 0.4A/mm² to 0.6A/mm² and a decrease in routing power loss from 12% to 6%.

Infineon looks to 2000A for AI power module

Each power conversion stage in the data centre power delivery network (PDN) has high efficiency in the mid to high 90% range. However, at higher power levels, the routing losses in the path from the last DC-to-DC converter on the power delivery platform to the microprocessor start to dominate and can impact overall system efficiency.

Typical systems use a single stage voltage reduction from the platform to the microprocessor and bring in power at a higher voltage to the microprocessor using the VRM. The powerSiP platform can help enable a multi-stage VRM-based PDN solution.

First 12kW power supply design for AI data centres

According to the International Energy Agency (IEA), data centres consumed 460 terawatt-hours (TWh) in 2022, representing 2% of all global electricity usage, with this set to rise to 1,000 terawatt-hours (TWh), or 8%, by 2026. This surge in energy consumption is fueled by the ongoing proliferation of AI and the CPU, GPU, memory and disk systems. Costs have become prohibitive, and demand for innovation to counteract extreme inefficiencies in power conversion and cooling has never been greater.

AI  to drive 160% increase in data centre power, European grid issues

“The powerSiP platform provides an option to place the voltage regulator directly under the SoC and chiplets, and vertical integration allows a large current supply at a short power delivery path,” said YE Yeh, Vice President of Research & Development, ASE. “This successfully reduces impedance in the power delivery network thus improving system performance and functionality while simultaneously increasing overall efficiency and power density.”

The ASE powerSiP is available now and will expand in alignment with industry roadmaps and application requirements.

www.ase.aseglobal.com

 

 

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News

Share:

Linked Articles
10s