Automating pre-silicon bare metal compliance tests boosts Arm server development

Automating pre-silicon bare metal compliance tests boosts Arm server development

Technology News |
By Nick Flaherty

The Arm Server Base System Architecture (SBSA) Compliance Suite will run on the Palladium Z1 Enterprise Emulation Platform and Perspec System Verifier to perform compliance testing on Arm-based server systems-on-chip (SoCs) up to three months prior to Linux bring-up, shortening functional time-to-silicon and reducing system integration risk.

The Arm SBSA Compliance Suite currently consists of 120 tests that can be run on a bare metal testbench generated by the Perspec System Verifier from a portable stimulus model of the design—offering compliance testing and faster debugging without involving the previously required Linux software stack. The reference example comes with a verification plan (vPlan) for the Cadence vManager Metric-Driven Signoff Platform, and the tests complete in minutes on the Palladium Z1 Enterprise Emulation Platform. A version of the reference example that is compatible with the Accellera Portable Test and Stimulus Standard (PSS) v1.0 will be available lby the end of 2018.

“The Arm SBSA Compliance Suite lets customers determine if an SoC is compliant with server requirements ahead of silicon, providing confidence that the design will function as intended,” said Drew Henry, senior vice president and general manager, Infrastructure Line of Business at Arm. “Through our continued collaboration with Cadence, we are enabling our mutual customers to use the Cadence tools and our SBSA Compliance Suite to create high-quality Arm-based server innovations more quickly with reduced risk.”

“The complexity of thoroughly verifying hardware and hardware-dependent bare-metal software has been growing for years, and pre-silicon co-verification has become a must,” said Paul Cunningham, corporate vice president and general manager of the System & Verification Group at Cadence. “Through our close collaboration with Arm and with the Palladium Z1 and Perspec technologies, we are making it easier for HPC customers to achieve better predictability with accelerated SoC delivery.”

The Palladium Z1 Enterprise Emulation Platform and the Perspec System Verifier are part of the broader Cadence Verification Suite that also include JasperGold, Xcelium, Palladium Z1 and Protium S1 core engines, verification fabric technologies that increase design quality and throughput.

Related stories:

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News


Linked Articles