Cadence boosts simulation with multi-core parallel engine

Cadence boosts simulation with multi-core parallel engine

Technology News |
By Julien Happich

Xcelium has already been deployed at early adopters across mobile, graphics, server, consumer, IoT and automotive projects. Built on the technology acquired from Rocketick, the new simulator speeds runtime by an average of 3X for register-transfer level (RTL) design simulation, 5X for gate-level simulation and 10X for parallel design for test (DFT) simulation, potentially saving weeks to months on project schedules, says Cadence.

A new compilation and elaboration flow assigns the design and verification testbench code to the ideal engines and automatically selects the optimal number of cores for fast execution speed. New features that speed overall SoC verification time include SystemVerilog testbench coverage for faster verification closure and parallel multi-core build.

The Protium S1 FPGA-based prototyping platform.

The EDA company announced the same day its Protium S1 FPGA-based prototyping platform for early software development built on Xilinx’ Virtex UltraScale FPGAs to offer 6X higher design capacity and an average 2X performance improvement over Cadence’s previous platforms.

The Protium S1 platform is compatible with the Cadence Palladium Z1 Enterprise Emulation Platform and its advanced memory modeling and implementation capabilities allow designers to reduce prototype bring-up from months to days. The platform shares a common compile flow with the Palladium Z1 platform, which enables up to 80 percent re-use of the existing verification environment and provides front-end consistency between the two platforms.

New firmware and software productivity-enhancing features include memory backdoor access, waveforms across partitions, force and release, and runtime clock control.

Visit Cadence at

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News


Linked Articles