
The tools were certified for the Process Design Kit (PDK) and foundation library on the 7LPP process and confirmed to meet Samsung Foundry’s accuracy requirements.
The Cadence RTL-to-GDSII design flow that has been certified for the 7LPP process technology is based on the Design Methodology (DM) of Samsung Foundry using an OpenRISC OR1200 design.
The Cadence digital and signoff tools are available via a quick-start kit. The certified tools include the Innovus Implementation System, Genus Synthesis Solution, Joules RTL Power Solution, Conformal Equivalence Checking, Conformal Low Power, Modus DFT Software Solution, Voltus IC Power Integrity Solution, Tempus Timing Signoff Solution, Quantus Extraction Solution, Cadence Physical Verification System (PVS), Cadence CMP Predictor (CCP) and Cadence Litho Physical Analyzer (LPA).
More information
www.cadence.com/go/samsung7lppcert
Related news
ARM supports eMRAM on Samsung’s FDSOI process
Mentor’s EDA tools for Samsung processes: on cusp of EUV technologies
Cadence tools certified for Samsung 8LPP process
7nm Rapid Adoption Kit for Arm Cortex-A76 CPU designs
