A high end ray tracing graphics core is shipping with a customisable RISC-V core from German developer Codasip as the first step to integrated low power AR chips.
SiliconArts in Korea is also working with Codasip to combine IP for integrated CPU/GPU designs for augmented reality and virtual reality (AR/VR) applications as well as customization and optimization services.
Initially the application-specific Codasip 7-series RISC-V processors will ship with Codasip Studio customization tools alongside the SiliconArts ray tracing GPU core for high performance AR chips. SiliconArts has full access to Codasip’s architecture licenses so that designers can use the Studio tools to customjse the core for AR graphics applications.
SiliconArts uses a proprietary multiple instruction, multiple data (MIMD) GPU architecture for ray tracing in smartphones. The MIMD approach gives significant power savings over conventional SIMD-based GPU designs for photo-realistic rendering algorithms in embedded applications.
“It’s becoming extremely difficult to make performance gains from scaling semiconductors to smaller nodes. RISC-V combined with the customization capabilities of Codasip Studio enable our customers to make significant performance gains,” said Ron Black, CEO of Codasip. “SiliconArts is delivering immersive photorealism in augmented reality applications using powerful ray-tracing GPUs. The application of Codasip RISC-V IP is testament to the potential of our technology.”
Dr Hyungmin Yoon, CEO of SiliconArts, added, “SiliconArts strives to be at the forefront of graphics innovation and the adoption of 3D physical rendering. Utilizing conventional processor solutions delivers sub-par performance. We need our designers’ and our customers’ imaginations to be unleashed which means we need something bespoke for our very demanding ray tracing applications. In working with Codasip, we have full access to the IP, to the customization suite of Studio tools. SiliconArts can also provide services to other chip designs with our knowledge of the Codasip system tools based on their RISC-V IP, which is incredibly well-tested and already widely used in billions of other devices.”
Related Codasip articles
- Codasip hits out at RISC-V processor verification
- Codasip, Imperas team for RISC-V processor IP verification
- Codasip opens RISC-V design centre in Greece
Other articles on eeNews Europe
- Intel works with 7 out of top 10 fabless companies, sees 18A test chip
- Android Open Source Project ports to RISC-V
- NXP teams for German quantum computer projects