Codeplay teams with Andes Technology for RISC-V vector processors
Codeplay Software in Scotland has added support for the latest RISC-V vctor processor IP from Andes Technology.
The NX27V IP is an RV64GC vector processor supporting the RISC-V Vector specification with up to 512-bit VLEN and SIMD width (or DLEN). It allows chip designers to create next-generation single and multi-core machine learning accelerators for both the edge and the cloud. These ML applications process a significant amount of vector data for applications such as neural networks and computer-vision algorithms for cloud acceleration cards, autonomous vehicles and visual recognition.
Initially, Codeplay will deliver support through the AndesCore performance simulator that provides near cycle accurate information. This will enable customers to implement a software-first strategy and then move to specific SoC architecture based on the NX27V.
A key foundation of Acoran is SYCL, an open standard programming model that enables heterogeneous programming based on standard ISO C++.
- RISC-V app provides verification toolchain
- Intel backs RISC-V for Nios FPGA processor
- Fraunhofer extends RISC-V embedded processor for edge AI
“SYCL has been adopted by organizations building large supercomputers with a variety of GPU architectures. This partnership will help to bring open standard programming to the next generation of specialist processors implementing the RISC-V ISA, which is very exciting for hardware and software developers,” said Michael Wong, Chair of SYCL Working Group within The Khronos Group, Chair of Datacentre / Cloud Computing SIG with RISC-V International, and Distinguished Engineer at Codeplay Software.
Codeplay in Edinburgh is also involved with the definition of open standards, especially OpenCL, SPIR, and Vulkan through the Khronos Group, and MISRA C++ for automotive.
“The NX27V has been adopted by about 10 customer SoC projects for the datacentre accelerators. All incorporate multiple instances of our vector processor in cluster-based heterogenous architecture,” said Dr. Charlie Su, President and CTO at Andes Technology. “The exciting partnership with Codeplay enables us to bring elegant programming solutions to our customers. We are at the beginning of the next wave SoCs with Domain-Specific Architecture (DSA) for applications ranging from embedded devices to datacenter accelerators that support AI and HPC. The growth potential in this area is enormous.”
“Codeplay is embracing the software-first approach to designing complex compute systems,” said Andrew Richards, CEO and founder of Codeplay Software. “This partnership with Andes will bring developers of RISC-V vector SoCs the opportunity to optimize their architecture based on real application software.”
Related articles
- Imagination launches four RISC-V processor IP families
- SiFive claims fastest RISC-V processor core with P650
- €8m project for Europe’s first RISC-V supercomputer chip
- High performance multi-port memory for RISC-V AI chip
- CEO interview: Ron Black takes the helm at Codasip
Other articles on eeNews Europe
- MikroE launches first remote ‘hardware as a service’
- Project to look at first quantum data centre
- Europe shows 2nm, quantum technologies at IEDM
- US sues Nvidia over ARM deal
- €100m project to develop low power edge AI microcontroller
- Finland’s first 5 qubit quantum computer is up and running
- Raspberry Pi prepares for IPO
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
