Compiler partitioning tool now supports Virtex-7 FPGA-based FPGA platforms
“Collaboration with Xilinx has allowed us to optimize our partitioning flow for next generation SoC implementations based on Virtex-7 All Programmable FPGA-based prototyping systems,” said Hayder Mrabet, CEO of Flexras Technologies. “With its timing-driven automatic partitioning and high speed Virtex-7 FPGA Advanced Pin Multiplexing (APM) IP for inter-FPGA communications, Wasga Compiler enables very fast prototyping of complex SoCs, achieving efficient results in days, or even hours.”
The Wasga Compiler now includes Virtex-7 FPGA Advanced Pin Multiplexing IPs (APM) using Serdes and LVDS. The tool supports the automatic generation of XDC pin-planning and timing constraints for the Vivado Design Suite. It performs logic replication and pruning to optimize connectivity between FPGAs and includes models for inter-FPGA configurable cables. The Wasga Compiler Design Suite supports Dini boards, including the DNV7F2A. It is also included in Reflex’s FPP25 offering.
Visit Flexras Technologies at www.flexras.com
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
