MENU

Compression and security coprocessors target data analytics, storage and cloud security

Compression and security coprocessors target data analytics, storage and cloud security

New Products |
By eeNews Europe



14.00

The XR9200’s hardware-accelerated encryption and public key processing enables the secure infrastructure needed to support high transaction throughput and packet-per-second rate required by enterprise, cloud and web-based applications. The family of coprocessors offloads computationally intensive compression and security algorithms from a host CPU and matches the performance of hundreds of enterprise class x86 CPU cores at much lower power and cost.

The chip supports 40Gbit/s of processing throughput with simultaneous compression, encryption and hashing, offering compression ratios comparable to Level 9 gzip. It supports 40,000 operations/s of RSA with 2048 bit keys. Other features include a PCI Express 3.0 host interface supporting 64Gbit/s of bandwidth with 8 lanes and a 40Gbit/s Interlaken interface for external FPGA connection. The device also allows single root I/O virtualization (SRIOV) with 128 virtual functions to support virtualized I/Os. It can implement gzip, zlib, Deflate, and eLZS, with support for a wide range of symmetric and asymmetric encryption algorithms. Security containment features include a Key Unwrap engine and a Key Encryption Key store with Tamper Zeroization.

Visit Exar at www.exar.com

Normal
0

false
false
false

EN-GB
X-NONE
X-NONE

/* Style Definitions */
table.MsoNormalTable
{mso-style-name:”Table Normal”;
mso-tstyle-rowband-size:0;
mso-tstyle-colband-size:0;
mso-style-noshow:yes;
mso-style-priority:99;
mso-style-parent:””;
mso-padding-alt:0cm 5.4pt 0cm 5.4pt;
mso-para-margin:0cm;
mso-para-margin-bottom:.0001pt;
mso-pagination:widow-orphan;
font-size:10.0pt;
font-family:”Calibri”,”sans-serif”;}

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News

Share:

Linked Articles
10s