MENU

Custom processor tool wins $2.8m backing

Custom processor tool wins $2.8m backing

Business news |
By eeNews Europe



The Codasip Framework Studio tool and IP blocks allow processors to be easily developed with custom instruction sets for embedded system-on-chip applications. The investment will be used to further develop the technology that enables its application specific integrated processors (ASIP) to be programed using the same standard flows as existing processors. This is key to eliminating the traditional complexity associated with ASIP designs and transition ASIP usage from a niche into mainstream design, says the company, competing directly with configurable processor cores such as ARC from Synopsys and the Tensilica cores from Cadence Design Systems.
Funding is being led by Credo Ventures, a venture capital firm based in the Czech Republic, and includes additional funds from multiple private investors.
The rapid growth of mobile devices, the internet of things (IoT) and personalized medicine is driving demand for extremely low power processors that perform very specialized tasks. ASIP’s address this need by optimizing the processor instruction set to the needs of the application, improving performance by orders of magnitude over traditional processing techniques.
"Codasip is changing how ASIPs are designed today and we are happy to help the company expand to new markets," said Vladislav Jez, Partner at Credo Ventures. "After being specialized products for many years, some form of ASIP now exists in every semiconductor-based product," said Karel Masarik, CEO of Codasip. "Codasip’s uncompromising vision to deliver the performance that ASIP’s offer, while utilizing industry standard design, development, and programing flows, means we are perfectly positioned to take advantage of this rapidly growing opportunity. Additionally, our Codix extensible processor IP and subsystems mean that even companies that have never dealt with this technology can benefit with minimal effort."
Codasip recently released version 2.0 of the Codasip Studio ASIP platform, further extending its technology leadership in the market. This new funding will be used to accelerate the existing product roadmap for EDA tools, as well as expanding the range of Codix IP cores that it will bring to market.
In addition to expanding R&D activities the funding will be used to enable international expansion. Codasip has recently expanded its business development and sales presence in the US, and Europe, and will be expanding to other regions during the remainder of 2014.
Formed in 2006 and headquartered in Brno, Czech Republic, Codasip currently has offices in the US and Europe. It’s Advisory Board is headed by technology commentator and investor Esther Dyson and its Investment Committee Chairman is Eduard Mika, a prominent technology entrepreneur in Central Europe.
www.codasip.com

Related stories:
Europe sees slower speeds for IC Compiler II designs
DSP engine runs virtually any C program
Synopsys looks to hardware for faster ARC core designs
ACE extends compiler deal with Synopsys
Tensilica launches eighth generation of design tools for customizable processor cores

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News

Share:

Linked Articles
10s