
The new solution will enable 200G modules at under 4.5W and 400G modules at under 9W total power consumption. The fully analogue architecture features extremely low latency and could be a lower cost solution compared to DSP-based offerings.
The full transmit and receive solution operates at up to 53 Gbps PAM-4 data rates per lane and is optimized for use in 200G QSFP56 and 400G QSFP-DD and OSFP module applications. The 200G demonstration is comprised of the MAOM-38051 four-channel transmit CDR and modulator driver and MAOT-025402 TOSA with embedded MAOP-L284CN CWDM L-PIC (silicon photonic integrated circuit with integrated CW lasers) transmitter, and on the receive side features the MAOR-053401 ROSA with embedded demultiplexer, BSP56B photodetectors MATA-03819 quad TIA and the MASC-38040 four-channel receive CDR. The combined MACOM solution enables a low bit error rate (BER) and better than 1E-8 pre-forward error correction (Pre-FEC).
The live demonstrations will be hosted at booth 579, in Rome, Italy, September 24th – 26th.
More information
www.macom.com
Related news
PAM-4 chipset for single-lambda 100G, 200G and 400G data centre optical routing
58G PAM4-capable FPGA targets multi-terabit network infrastructures
200 and 400 Gigabit Open Ethernet switch scales up data centres
3-axis high-g MEMS accelerometer for accurate impact, shock, and concussive detection
