Edge AI chiplet uses SemiDynamics RISC-V cores
YorChip is developing a chiplet for edge AI applications using RISC-V cores from Semidynamics in Barcelona.
The edge AI chiplet will use the SemiDynamics Atrevido quad core RISC-V IP and the UCIe standard interface. The four Atrevido 423 cores provide 10 Int8-TOPS per chiplet in a target technology of 12nm and a target die size under 25mm2.
SemiDynamics in Barcelona has developed series of configurable RISC-V vector processors for automotive, robotic, drones and other high-performance edge AI markets. YorChip is a Silicon Valley start-up aiming to developing a complete ecosystem of off the shelf focused on chiplets using proven partner IP and a novel die-to-die technology.
- Spanish startup performs RISC-V open core surgery
- First fully coherent RISC-V Tensor unit for AI chip design
- UCIe chiplet standard created by industry leaders
The chiplet market is expected to reach more than $47bn by 2031 according to Transparency Market Research, representing a compound growth of 40% CAGR from 2021 to 2031. This growth is expected to be enabled by the considerable cost reduction and improved yields compared to traditional system-on-chip (SoC) designs.
“We chose to work with the Semidynamics team due to their long-term focus on fully customizable 64-bit RISC-V processor IP and expertise to rapidly support AI/ML workloads. Coupled with our UCIe PHY and low latency switching fabric customers can cluster up to 16 compute chiplets to support 100 Int-8 TOPS,” said Kash Johal, CEO and founder of YorChips.
- Arteris interconnect IP for RISC-V cores
- Multicore RISC-V chiplet boost
- Configurable RISC-V vector unit
“Our RISC-V Quad Core IP paired with our Vector Processor Unit and Tensor Processor Unit, ensures greater efficiency in big data applications and high-bandwidth memory systems. We are excited to be partnering with YorChip as it will give us the opportunity to showcase our latest IP in a Chiplet application allowing customers to try and discover our technology,” said Semidynamics’ CEO and founder, Roger Espasa.
The edge AI chiplet will sample in Q2 2025 with volume production in early 2026 says YorChip.
www.yorchip.com; www.semidynamics.com
Related UCIe articles
- GUC tapes out first 3nm chiplet UCIe IP
- World’s first UCIe heterogeneous chiplet test chip
- UCIe sees automotive chiplet group
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
