Energy-efficient PCI Express IP helps reduce power consumption for datacenter applications

Energy-efficient PCI Express IP helps reduce power consumption for datacenter applications

Technology News |
By eeNews Europe

The new Cadence PCIe Controller and PHY solution enables customers to meet their design goals for active and standby power and exit latency through innovations in circuit calibration, power and clock management, and PLL technology.

Typically, datacenters are only running at peak usage 20 percent of the time. Achieving optimal energy efficiency during these peak usage times, as well as during idle times, is a datacenter industry challenge.  The new PCIe IP from Cadence supports x16 configuration, giving designers the maximum performance along with virtualization support to service multi-threaded applications.  With the additional support of the latest low-power PCIe L1 PM Substates Engineering Change Notice (ECN) across all Cadence PCIe IP, Cadence is able to provide both low power and high performance during peak operation and system power savings during idle operation.

“The PCI Express L1 PM Substates ECN provides significantly improved power savings over the current L1 Substates, and helps bring improved energy efficiency to a vast array of platforms,” said Al Yanes, PCI-SIG president and chairman. “Member companies like Cadence provide important IP solutions to allow SoC developers to fully exploit the power efficiency mechanisms provided by our flagship PCIe architecture.”

“With datacenters responsible for two to three percent of worldwide energy consumption, advanced technology like our new PCIe IP can have a significant impact for our customers and end consumers,” said Martin Lund, senior vice president, SoC Realization Group at Cadence. “Leveraging Cadence’s many years of high-speed SerDes design, our new PCIe 3.0 controllers and PHY will help our customers reduce leakage power consumed by the PCIe interface from milliWatts to microWatts.”

Cadence offers a comprehensive portfolio of PCIe products that includes controllers and PHYs that span the spectrum from 2.5GT/s (single-lane Gen1) to 128GT/s (16-lane Gen3) with support for advanced features such as virtualization and bifurcation. Cadence provides the rare combination of customization and performance to its controllers, giving designers greater flexibility within their system-on-chip (SoC) design.  Like the controller, the Cadence PCIe 3.0 PHY provides flexible lane support and the ability to support wire bond for mobile, client and cost-sensitive applications, and flip chip for enterprise and high performance systems.   Cadence has also announced its M-PCIe controller targeted for low-power mobile applications.

More information about the Cadence PCIe Controller and PHY solution at

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News


Linked Articles