Esperanto, NEC team on RISC-V supercomputers
RISC-V processor developer Esperanto Technologies Inc. (Mountain View, Calif.) is working with Japan’s NEC Corp. on a roadmap for chips and software for high-performance computing.
The two companies will be working on the architecture supercomputers based on the RISC-V instruction set. The cooperation combines NEC’s long-standing experience in supercomputer design and software stacks and Esperanto’s expertise in energy efficient RISC-V chip design.
Esperanto also has a partnership with Rapidus Inc., a potential source of leading-edge chip manufacturing.
NEC has its own expertise in vector processing developed over several decades and in recent years has been active in integrating AI and ML into its supercomputers.
Esperanto’s first product, the ET-SoC-1, packs over one thousand RISC-V cores on a single chip, providing high throughput for AI inference workloads while keeping power consumption low – typically under 30W, Next-generation products under development will add features for HPC and a broader set of AI applications, Esperanto said.
“We are looking forward to starting this strategic collaboration with NEC which will help advance supercomputing solutions by improving performance per watt while helping Esperanto to realize chip-level solutions for combined AI plus HPC workloads,” said Art Swift, CEO of Esperanto Technologies, in a statement.
Related links and articles:
News articles:
Esperanto runs generative-AI on RISC-V
Tenstorrent to help design 2nm edge AI accelerator in Japan
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
