Faster route to full-chip constraints and CDC signoff

Faster route to full-chip constraints and CDC signoff

By eeNews Europe

Conformal Litmus has100% signoff timer accuracy and up to 10X faster turnaround time over the previous generation solution.

Conformal Litmus provides:

• Signoff static timer integration: Conformal Litmus is able to model the design accurately with constraints using the same interpretation as the Tempus Timing Signoff Solution, providing customers with 100% signoff accuracy at RTL.

• CDC structural signoff: Verify the structural correctness of CDC in the design from early RTL throughout the implementation flows. Smart analysis and reporting features bring quick sign-off capabilities.

• Constraints signoff: Conformal Litmus checks for correctness and completeness of constraints at the block level and allows users to perform hierarchical block versus top consistency checks at the SoC integration level. The Conformal Litmus smart analysis generates accurate and clear reports.

• Multi-CPU parallelization: Verification can be parallelized across multiple cores.

Conformal Litmus is part of the Cadence digital and signoff full flow portfolio that has better predictability and a quicker path to design closure.

More information

Related news

Cadence releases functional verification IP for USB4

Cadence JasperGold helps Hitachi to comply with IEC 61508 Series SIL 4 requirements

Cadence and Nvidia partner to apply machine learning to EDA

Cadence Tensilica HiFi 5 DSP for audio and voice processing

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News