MENU

First US R&D Centre for advanced Fan-Out Wafer-Level Packaging

First US R&D Centre for advanced Fan-Out Wafer-Level Packaging

Business news |
By Nick Flaherty



Deca Technologies is working with Arizona State University (ASU) to create North America’s first fan-out wafer-level packaging (FOWLP) research and development centre.

The Centre for Advanced Wafer-Level Packaging Applications and Development at ASU is set to catalyze innovation in the United States, expanding domestic semiconductor manufacturing capabilities and driving advancements in cutting-edge fields such as artificial intelligence, machine learning, automotive electronics and high-performance computing.

The centre will combine state-of-the-art advanced-packaging technology, equipment, processes, materials, expertise and training, fostering the development of new capabilities from proof of concept to pilot scale.

ASU is the first university implementation of Deca’s M-Series fan-out and Adaptive Patterning technologies under the Microelectronics Commons, a network of regional technology hubs coordinated to deliver on projects requested by the US Department of Defense as part of the CHIPS and Science Act, the federal legislation which aims to expand America’s global leadership in microelectronics.

In collaboration with Deca, ASU is committed to establishing onshore access to these advanced-packaging capabilities. This entails acquiring, installing and implementing a comprehensive set of process and metrology equipment at the facility, capable of accommodating both 200mm and 300mm device wafer formats, as well as 300mm M-Series molded fan-out wafers, providing unparalleled flexibility for a diverse range of customers and applications.

The new centre will include integration with the university’s MacroTechnology Works centre at ASU Research Park in Tempe and will provide enhanced capability that will advance projects within the ASU-led Southwest Advanced Prototyping (SWAP) Hub, part of the Microelectronics Commons.

“This is at the heart of the next generation of innovation in microelectronics and everything it enables,” said Zak Holman, vice dean for research and innovation for ASU’s Schools of Engineering. “Deca has developed a unique technology, and ASU brings extraordinary capacity that will provide the resources to leverage Deca’s technology in ways that will be a differentiator for the work we are doing together through the SWAP Hub.”

The initiative also offers a workforce-development opportunity with ASU faculty and students engaging in the work being done, providing training for the growing number of technicians who are needed domestically, including in metro Phoenix, which is home to Intel, TSMC, Amkor and other companies.

“With the industry’s leading fan-out technology as a foundation, we’re excited about the possibilities this new centre brings to Arizona as well as the broader U.S. semiconductor industry,” said Tim Olson, Deca’s founder and CEO. “Through ASU and Deca’s collaboration, unprecedented access for industry, academia, government and others opens the door to accelerate innovation and bolster U.S. technology leadership.”

Deca’s first-generation M-Series FOWLP is widely adopted in leading smartphones around the globe with the 1M-Series is the highest-volume fan-out technology, with over 5 billion devices in the field. The Gen 2 M-Series including Adaptive Patterning technology brings higher densities for heterogeneous integration and chiplet applications.

www.thinkdeca.com; www.asu.edu

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News

Share:

Linked Articles
10s