MENU

Flex Logix awarded patent for tiling eFPGA cores

Flex Logix awarded patent for tiling eFPGA cores

Technology News |
By Peter Clarke



U.S. Patent 9,906,225 enables the tiling of cores so Flex Logix’s EFLX 4K core can be used to create multiple arrays from 4K to 200K.

The patent enables a single eFPGA IP core, which is itself a complete eFPGA with programmable logic, interconnect and I/O ring, to be arrayed into a large number of arrays of customer-definable larger sizes. This is accomplished by implementing a top-layer mesh-like switch interconnect in the eFPGA core to provide connection between cores when abutted implementing a top-level interconnect that extends across arrays up to a certain maximum size (7×7 in the case of the EFLX4K, enabling a 200K LUT4 array).

“This is a major competitive advantage for our customers because not only do they want proven eFPGA IP in silicon, but they also want it in very different sizes,” said Geoff Tate, CEO and co-founder of Flex Logix, in a statement.

Related links and articles:

www.flex-logix.com

News articles:

CEO interview: Flex Logix’ Geoff Tate on licensing FPGA

FPGA startup delivers first product

Achronix completes validation of 16nm embedded FPGA

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News

Share:

Linked Articles
10s