Fraunhofer ships its RISC-V edge AI core with TensorFlow Lite
The Fraunhofer Institute for Photonic Microsystems (IPMS) has ported Tensorflow lite to its RISC-V core for edge AI and machine learning.
The model can run on the EMSA5 core that has been optimised for edge AI applications such as sensor data evaluation, gesture control or vibration analysis and is now available, having been launched last year.
Related articles
- Fraunhofer extends RISC-V embedded processor for edge AI
- Fraunhofer zooms RISC-V into the functional safety zone
- European processor project shows shift to RISC-V
- Fraunhofer details RISC-V GaN intelligent power module
“Edge AI means that AI algorithms are executed either directly on the device or on a server close to the device. This is done using the data collected directly from the device – without the need to connect to the Internet or a cloud service. Only the results of the processing are then fed into the cloud. In this way, the devices can make autonomous decisions within milliseconds using AI,” said Dr. Andreas Weder, group manager Module Integration at Fraunhofer IPMS.
“Applications with low-latency requirements can benefit from this type of processing, as there are no delays caused by transmitting data to the cloud,” he said.
The system is able to work even with unstable internet connections and does not rely on processing data in the cloud, helping with the scaling of IoT networks.
This also helps with data security, minimising the attack surface that comes with wireless connectivity.
The EMSA5 processor core has a 32bit, 5-stage pipeline and includes the E, C and M extensions with a reduced embedded instruction set, compressed instructions and integer multiplier instructions respectively. The core also includes privileged instructions with Machine (M) and User / Application (U) modes as well as physical memory protection (PMP) and hardware trigger module, all to support embedded designs that need deterministic responses.
The core can be made available for any FPGA platform and also integrated into customer-specific ASICs for any foundry technologies.
Developers using the EMSA5 processor core can use open-source RISC-V development environments (IDE), test tools, and libraries, including the GNU toolchain and the comprehensive Eclipse IDE with OpenOCD debug support. Fraunhofer IPMS also works with commercial third-party compilers and software tools such as IAR Embedded Workbench to enable software development in the Functional Safety context.
Related RISC-V articles
- Intel joins RISC-V, teams on foundry IP
- €8m project for Europe’s first RISC-V supercomputer chip
- Imagination launches four RISC-V processor IP families
- De-RISC updates its RISC-V space project
Other articles on eeNews Europe
- Lead-free piezoelectric boost for medical sensors
- Intel confirms German fabs in €80bn European investment
- Apple goes to 2.5D for 114bn transistor M1 Ultra
- Open source chip design language is based around Python
- Lime backs Lattice for software defined radio board
- Quantum project for digital twins
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
