Gate drive IC shrinks power train design in hybrid and electric vehicles
The AUIR0815S’ low output impedance and power losses allow operation in harsh and high temperature environments. Typical output resistance is 90 mOhm sink and 180 mOhm source.
The device also features negative Vgs driving and continuous on-state capability as a result of an integrated PMOS output in parallel to the high-side pull-up NMOS. The OUTH and OUTL separated outputs allow selection of two different external resistors for charging and discharging the gate essential for controlling EMI and CdV/dT effect in high power motor driver and SMPS applications.
The AUIR0815 simplifies the design of inverter systems by offering high current drive capability with all of the necessary protection features and qualification requirements for the harsh automotive drive train environment.
At low input state on the IN pin, the OUTL is pulled down to VEE, allowing negative gate driving for margination and wide range of IGBT selection. Internal shoot-through prevention logic controls the OUTH and OUTL outputs to avoid simultaneous conduction to optimize dead time delay. In addition, a low current consumption mode can be activated through an LPM input pin, which reduces the IC consumption at the expenses of slower operation delays.
The device is qualified according to AEC-Q100 standards, housed in an industry standard SO-8 package that features an environmentally friendly, lead-free and RoHS compliant bill of materials, and is part of IR’s automotive quality initiative targeting zero defects.
Available in an 8-pin SOIC package, production orders are available immediately.
Visit International Rectifier at www.irf.com