GUC supports TSMC’s 3nm technology at 0.75V
Taiwanese ASIC comany GUC has worked with EDA vendors to build up a design flow for TSMC’s N3 3nm CMOS process from RTL to GDSII. Synopsys, Cadence Design Systems and Siemens EDA are supporting the N3 process with design tools.
GUC has also completed N3 key design elements. These include a Computing Engine (CE) with 143m standard cells operating at 0.75V alongside customized low power cells for XOR, XNOR, ADDER for low power designs. A Chip Performance Monitor (CPM) helps project silicon correlation and debugging moving designs from 5nm.
Related articles
- 3nm physical IP tapes out for ARMv9 designs
- Synopsys ports Moortec PVT sensor to 3nm
- Apple and Intel to get first 3nm chips from TSMC
- AI tool cuts 3nm chip design times
- 3D die-on-die IP for TSMC 5nm process
The company is now working on N3 test chips for customers and working to port its IP, including its 5nm GUC-Link 3D interconnect for chiplets announced in May, to 3nm (above).
GUC is the largest ASIC design house in the industry, with net sales for January through July 2021 of NT$7,837m (US$282m). This is up 11.4 percent compared to the same period in 2020 in the first months of the Covid-19 pandemic. Big customers with their own in-house chip designs, particularly Apple and Intel, are currently dominating TSMC’s 3nm capacity.
Other related articles
- Why is the chip shortage getting worse?
- EDA flow cuts ASIC modelling time from months to days
- European alliances for 2nm processors and edge computing
- IBM shows first chip built on a 2nm process
- Plans start for TSMC 2nm fab
- Galway in line for 2nm Intel megafab
Other articles on eeNews europe
- European Chips Act for semiconductor sovereignty
- Apple launches the 1Tbyte edge iPhone 13 with a 5nm chip
- Dutch chip startup Axelera AI raises $12m
- Report calls for European FPGA tools to boost open source hardware
- TI to add machine learning to codeless brushless motor drivers
