IAR Systems and SiFive partner on RISC-V solutions
The two companies will work together to bring IAR Systems’ compiler and debugger technology to SiFive’s high-performance, configurable core IP. The tighter integration of compiler and debugging tools and RISC-V core IP will provide developers with powerful solutions that maximise performance and minimise code size.
IAR Embedded Workbench for RISC-V will be available mid-2019. The toolchain will offer leading code quality, size and speed, as well as extensive debug functionality with a fully integrated debugger with simulator and hardware debugging support.
More information
Related news
Linux meet RISC-V: open source groups team up
SiFive launches Linux-ready RISC-V quad-core processor
UltraSoc moves into big data analytics in system on chip designs
SiFive launches Linux-ready RISC-V quad-core processor
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :