MENU

Imperas collaborates with Mentor on RISC-V core design verification

Business news |
By eeNews Europe

RISC-V as an open ISA (Instruction Set Architecture) that allows many approaches to implement a processor core and provides SoC developers with a wide range of sourcing options, including commercial IP suppliers, open-source projects and self-developed in-house cores. In addition, the Open ISA aspect of RISC-V also permits the SoC developer to extend the standard core configurations with optimized custom instructions or extensions. Coupled with this design freedom is the challenge faced by DV engineers on the verification and test plans required for the next generation of domain specific devices.

Working with the Google Cloud Open-Source RISC-V Instruction Stream Generator (https://github.com/google/riscv-dv), the team at Imperas, with assistance from Mentor, developed and enhanced the verification flow to compare the same corner case scenario for the functional behavior of the RTL-under-test, using the Questa platform environment against the golden reference model developed by Imperas.

This reference model, riscvOVPsim, is available for free on GitHub for both academic and commercial users. The latest development has been to expand the coverage analysis features to assist the DV engineers as they develop comprehensive test and verification plans for a new core implementation, custom extension, or initial assessment of a core prior to SoC integration.

“RISC-V offers processor designers and SoC developers flexibility in design configuration and optimization for the next generation of domain specific devices,” said Neil Hand, director of marketing, Design Verification Technology Division at Mentor, a Siemens business. “Our collaboration with Imperas and the golden reference simulator coupled with the Google Cloud Open-Source RISC-V ISG can provide DV engineers with a flow that now includes the critical coverage analysis required to support the latest verification methodologies.”


“Verification, or more accurately, the professional DV engineering community, has become one of the critical aspects of all successful SoC designs and first-time tape-out success,” said Simon Davidmann, president and CEO of Imperas. “Quality is not an afterthought to a program schedule; verification plans are fundamental and addressing the complexities of the latest designs requires coverage analysis that provides the essential quantitative assessment of quality.”

The reference simulator, riscvOVPsim, is available now along with the latest RISC-V compliance test suite and framework (also available on GitHub at: https://www.github.com/riscv/riscv-compliance). It includes a free to use license from Imperas, which supports commercial as well as academic use. The open source model is licensed under the Apache 2.0 license.

The riscvOVPsim solution is an entry ramp for development, as well as a compliance testing tool. For developers of more advanced RISC-V designs, who need multi-core support and advanced debug tools, Imperas also offers full-capability virtual platforms of leading RISC-V platforms including the multi-core SiFive U540 and many others. Using Imperas, developers can configure/customize these extendable platforms or develop their own platforms.

Imperas – www.imperas.com/riscv


Share:

Linked Articles
eeNews Europe
10s