Industry heavyweights unite to standardize cache coherent interconnects
The companies hope to bring up a single interconnect technology specification that will allow processors using different instruction set architectures to coherently share data with accelerators, enabling efficient heterogeneous computing and improving compute efficiency for servers running data centre workloads.
Applications such as big data analytics, search, machine learning, NFV, wireless 4G/5G, in-memory database processing, video analytics, and network processing, benefit from acceleration engines that need to move data seamlessly among the various system components. CCIX will allow these components to access and process data irrespective of where it resides, without the need for complex programming environments. This will enable both off-load and bump-in-the-wire inline application acceleration while leveraging existing server ecosystems and form factors, thereby lowering software barriers and improving total cost of ownership (TCO) of accelerated systems.
The CCIX consortium will promote high-performance architectures in an open, ISA-agnostic platform, supporting lower latency, and cache coherent access to shared memory.
Visit the CCIX consortium at https://www.ccixconsortium.com
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
