Keynote speakers for Europe’s Design and Verification Conference

Keynote speakers for Europe’s Design and Verification Conference

Technology News |
By Nick Flaherty

Keynote speakers from Mercedes and Nokia are looking at leading edge chip design challenges at the coming DVcon Europe conference in Munich next month.

Magnus Oestberg, Chief Software Officer, Mercedes, and Axel Jahnke, Tribe Lead for Nokia SOC L1 ASIC will be speaking at the conference, to be held in Munich on December 6th and 7th. This will be followed by the SystemC Evolution Day on the 8th .

Oestberg will be speaking on ‘Developing the chip to cloud architecture for the most desirable cars’ with insights into Mercedes Benz’ software strategy with focus on the proprietary MB.os operating system.

Jahnke will present ‘Challenges in SoC verification for 5G and beyond’, looking at the complexity of chips for basestations for 5G and beyond that is driving verification challenges. He will discuss some of the approaches to overcome those challenges and the support needed from EDA suppliers.

“We are very pleased to return to an in person conference and exhibition and very much looking forward to meeting old friends and new. Our keynotes from industry leaders will once again set the tone for the whole conference: both subjects are highly topical and the abstracts are intriguing,” said Sumit Jha, General Chair of DVCon Europe.

Magnus Oestberg joined Mercedes from automotive supplier Aptiv, where he was Vice President Software Platform & System and responsible for development and launch of the ADAS Satellite Architecture at multiple automotive manufacturers.

Axel Jahnke joined Nokia in 2020 to help with the turnaround of the Nokia SOC. He is now responsible for the L1 ASIC tribe with teams in Tampere, Oulu and Lannion and developing L1 SOCs for base stations for 5G and beyond.

DVCon Europe 2022 will include papers, posters, tutorials and panels focused on sharing best practices and industrial application of design and verification methodologies, languages and standards in system level and software design, model based and model supported software design, verification and validation, IP reuse and design automation, functional safety and security, and mixed signal and low power design and verification. It will also cover industry themes and trends such as digital twin, machine learning, RISC V, next generation automotive and 5G.

Selected papers from DVcon Europe 2021:

DVCon Europe 2022


If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News


Linked Articles