Semtech Corporation has announced the LoRa Core™ portfolio with a new chipset, providing global LoRaWAN network coverage and targeted to several vertical industries including asset tracking, building, home, agriculture, metering, and factory automation.
The LoRa Core portfolio consists of sub-GHz transceiver chips, gateway chips and reference designs including SX126x series, SX127x series and LLCC68 transceiver chips, as well as the SX130x series gateway chips, legacy gateway reference designs and the LoRa® Corecell gateway reference designs. Together, they represent the essential capability of Semtech’s LoRa devices including long range, low power and cost effective LoRaWAN end-to-end communication.
New additions to the LoRa Core portfolio are a gateway baseband processor integrated with LoRa (SX1303) and an associated LoRa Corecell gateway reference design that supports the fine timestamp feature.
“The new LoRa Core gateway IC enables the network-centric geolocation of LoRa devices without requiring the inclusion of GPS hardware at each individual end node. Based on a fine timestamp capability that provides accurate time of arrival information for each demodulated message, the new chipset allows gateways to perform network-centric geolocation based on Time Difference of Arrival (TDOA). This is ideal for several cost-sensitive asset tracking applications,” said Pedro Pachuca, Director of Wireless Products in Semtech’s Wireless and Sensing Products Group.
The new LoRa Corecell gateway reference design, with fine timestamp, is available for U.S., Europe and China regions, and will enable developers to produce gateways integrating LoRa with optimal bill-of-material (BOM) and the lowest power profile, while offering the latest performance for network-centric geolocation.
The latest LoRa Core chipset (SX1303) provides accurate time of arrival information for each demodulated LoRa frame with geolocation accuracy of around 75–150 meters depending on many different factors. Size and pin-to-pin compatible with LoRa Core SX1302, the SX1303 offers fine timestamp is a nano second resolution value references to a PPS (pulse per second) signal, up to -141 dBm sensitivity with LoRa Core SX1250 Tx/Rx front-end, and a unique 64-bit serialized number for identification and security purposes. The gateway offers lower power consumption and smaller size than legacy gateways