Low-noise timing chipset targets cellular infrastructure
The 8V19N4xx chipset is a flexible JESD204B-compliant radio frequency phase-locked loop (RF PLL) and clock synthesiser, designed to meet both the high frequency and low phase noise requirements for 2G, 3G and 4G LTE wireless infrastructure. Using the company’s FemtoClock NG technology, the low phase noise characteristics enable the system’s analogue-to-digital and digital-to-analogue converters to function with high precision and very low distortion levels. This results in improved signal integrity on transmission and enhanced signal sensitivity on reception, increasing data throughput via lower bit error rates (BER). Reduced noise in the RF signal path enables base-station developers to decrease cost and complexity by relaxing the system’s filter requirements.
The IDT 8V19N4xx chipset generates synchronised and highly-configurable clock and SYSREF signals as required by JESD204B applications. This allows designers to use a standard, cost-effective timing chipset with a high degree of flexibility instead of multiple PLLs, synthesisers, and buffers. In addition, the devices feature integrated clock jitter attenuation to simplify system design, and support a low-cost, low-frequency external VCXO to reduce system cost. 8V19N4xx devices come in standard VFQFPN packages.
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
