Low-power ADC aims at wireless sensor nodes
The ADC is intended for use in wireless sensor nodes (WSNs) where it could be used in a chip powered by energy harvested from the environment.
A paper describing the chip, written jointly by Antonio Lopez-Martin, a Professor of the Department of Electrical and Electronics Engineering at the University of Nevarra, and a telecommunications engineering student Inigo Cenoz-Villanueva, was selected the best paper at the 7th International Conference on Sensing Technology held in Wellington (New Zealand) in December.
The ADC employs an innovation in the capacitor switching procedure that is used within charge-redistribution SARs. In the paper simulation and measured results of a test chip operating at 100-ksamples per second show a spurious-free dynamic range of 55.63dB at a power consumption of 2.17-microwatts. The active area of the ADC is 0.275 square millimeters.
Related links and articles:
News articles:
IMEC, Renesas Electronics claim record ADC
Advances within the JESD204B converter protocol
12-bit ADC paves the way for software-defined radio
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
