MENU

MIPS soft-core is optimised for multicore designs in an FPGA

MIPS soft-core is optimised for multicore designs in an FPGA

Technology News |
By eeNews Europe



The core is a joint development between MIPS, SLS and Altera and joins the FPGA vendor’s growing portfolio of processor options.

The MP32 is said to provide architectural flexibility for multicore designs with a seamless design flow and will allow engineers to choose the right platform for their design, be it an FPGA, a HardCopy ASIC or a standard cell ASIC.

The core is distributed and supported through Altera Embedded Alliance partner, SLS, which has a decade of FPGA system design experience. Software developers using the MP32 processor will gain access to the MIPS’ eco-system, with debug support coming from Lauterbach’s TRACE32.

It will be the first soft-core capable of running VxWorks, which also comes with an extensive support network of Third Party partners. Wind River will also be supplying a BSP to support developers. Altera claims the core has been designed to be used with its Qsys system integration tool, allowing developers to configure the processor with its portfolio of embedded, networking, video and digital signal processing IP.

The core, which is only currently available from SLS, is licensed on a royalty-free bases and an unlimited use basis when targeting Altera’s FPGAs.

To find out more visit www.slscorp.com

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News

Share:

Linked Articles
10s