MENU

OpenCL cuts FPGA prototyping time to minutes

OpenCL cuts FPGA prototyping time to minutes

Technology News |
By eeNews Europe



The Altera development kit for OpenCL version 14.0 includes a rapid prototyping design flow that enables users to prototype designs in minutes on an FPGA accelerator board. Altera, along with its board partners, further accelerate the development of FPGA-based applications by offering reference designs, reference platforms and FPGA development boards to streamline the development of custom FPGA accelerators to meet specific application requirements. This follows its investment in UK programmable RF chip designer Lime Microsystems that was driven by the OpenCL expertise.

Altera is the only company to offer a publicly available, OpenCL conformant software development kit (SDK). The solution allows programmers to develop algorithms with the C-based OpenCL language for designing FPGAs. The design flow allows OpenCL kernel code to be emulated, debugged, optimized, profiled and re-compiled to a hardware implementation in minutes. The re-compiled kernels can be tested and run on an FPGA immediately, saving programmers weeks of development time.

Altera and its board partners further simplify the experience of getting applications up and running using FPGA accelerators by offering a broad selection of Altera-developed reference platforms, reference designs and FPGA accelerator boards. Altera provides a variety of design examples that demonstrate how to describe applications in OpenCL, including OPRA FAST Parser for finance applications, JPEG decoder for big data applications and video downscaling for video applications.

Design teams that want to create custom solutions that feature a unique set of peripherals can create their own custom FPGA accelerators and save significant development time by using Altera-developed reference platforms. The reference platforms include an SoC platform for embedded applications, a high-performance computing (HPC) platform and a low-latency network enabled platform which utilizes IO Channels.

Additional enhancements made to the Altera SDK include production support for IO Channels that allow streaming data into and out of the FPGA as well as kernel channels allowing the result reuse from one kernel to another in a hardware pipeline for significantly higher performance and throughput with little to no host and memory interaction. There is also production support for single-chip SoC solutions (Cyclone V SoC and Arria V SoC), where the host is an embedded ARM core processor integrated in the FPGA accelerator.

The SDK for OpenCL is currently available for download on Altera’s website. The annual software subscription is $995 for a node-locked PC license.

www.altera.com

Related stories:

OpenCL drives Altera’s stake in Lime

OpenCL development kit opens up FPGAs to software developers

OpenCL for FPGA programme reduces development time for early customer

Industry’s first FPGA support for OpenCL eases adoption in heterogeneous systems

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News

Share:

Linked Articles
10s