PCIe 5.0 controller soft IP targets ASICs and FPGAs
New Products
|
By
eeNews Europe
The IP can be configured to support endpoint, root port, switch port, and dual-mode topologies, allowing for a variety of use models. The provided Graphical User Interface (GUI) Wizard allows designers to tailor the IP to their exact requirements, by enabling, disabling, and adjusting a vast array of parameters, including data path size, PIPE interface width, low power support, SR-IOV, ECC, AER, etc. for optimal throughput, latency, size and power. PLDA is working hand in hand with multiple PHY IP vendors and Verification IP vendors to offer a range of integrated solutions for PCIe 5.0.
PLDA – www.plda.com
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
