PCIe 6.0 specification approaches release
This is a major milestone in the effort to double the data rate of the PCI Express specifications while maintaining backwards compatibility and marks the final technical draft of the standard.
The PCIe 6.0 specification was announced in June 2019 with the aim of a two year development process. Version 0.9 is the final draft of the specification wherein members perform internal reviews of the technology for their essential patents. No additional functional changes are expected during this time.
The technology is intended to provide more performance in data-hungry server, client, embedded, cloud and edge designs as an ugrade path for the PCIe 5.0 controllers that are now coming to market.
Related articles
- First commercial PCIe Gen5.0 data centre switch chip
- Rambus in two deals for datacentre interface
- Rambus ships CXL 2.0 and PCIe 5.0 controller IP
- Facebook automates PCIe fault tracking across the data centre
- $50m for CXL, PCIe 5.0 retimer chip designer
The PCIe 6.0 specification includes a 64 GT/s data rate and up to 256 GB/s via x16 configuration, doubling the bandwidth of the PCIe 5.0 specification. It uses PAM-4 (Pulse Amplitude Modulation with 4 levels) encoding and makes use of existing 56G PAM-4 technology in the industry with FLIT (flow control unit)-based encoding and low-latency Forward Error Correction (FEC) with additional mechanisms to improve bandwidth efficiency.
Other articles on eeNews Europe
- Stratasys acquires Xaar’s 3D printing joint venture
- Infineon boosts capex by 50 percent to €2.4bn
- Extra keynotes for DVcon Europe
- 65GHz cable and board interconnect boost
- NeuroBlade raises $83m for compute in memory chip
- Intel backs RISC-V for Nios FPGA processor
- II-VI boosts production at UK fab
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
