MENU

Power integrity analysis engine delivers 10X faster performance

Power integrity analysis engine delivers 10X faster performance

Technology News |
By eeNews Europe



The Voltus IC Power Integrity Solution, claims to deliver record performance and capacity power analysis to meet the needs of next-generation chip design.  Cadence claims that Voltus is the industry’s first power integrity tool integrated with static timing analysis.
 
Voltus draws on new technology as well as integration with Cadence IC, package, PCB and system tools to enable design teams to better manage power issues throughout the product development cycle and achieve faster design closure.

The Voltus solution is aimed at speeding design signoff and closure and follows Cadence’s release in May 2013 of the company’s Tempus Timing Signoff Solution.

Voltus solution enables designers to shrink the critical power signoff closure and analysis phase to a minimum.

Voltus uses a hierarchical architecture that is capable of supporting large designs, and when coupled with the parallel execution, scales to multiple CPU cores and servers, enabling the analysis of designs of up to a billion instances.  SPICE-accurate  solver technology provides the most accurate power signoff results.

The Voltus analysis engine enables power calculation across the chip and addresses leakage, switching and internal power issues.  The tool is also capable of carrying out power integrity analysis on the power grid by implementing IR-drop and electro migration checks.

Physically-aware power integrity optimization, such as early rail analysis, de-coupling cap and power gating switches, helps improve physical implementation quality and speeds up design closure.  The tool is capable of focusing on power gating switch issues to provide designers with early power grid analysis during the floorplanning phase.
 
The Voltus IC Power Integrity Solution claims to provide even greater benefits when integrated with other Cadence tools. When used with the Tempus Timing Signoff Solution Cadence can offer the industry’s first unified electrical signoff solution for faster, converged timing and power signoff.

Many of the capabilities of Voltus are geared to tackle the design challenges posed by the increasing low power requirements of mobile devices which need to
extend battery life and increase device reliability.  Cadence points out that design complexity increases when low power ICs are involved because of the advanced design techniques being used plus the increasing level of IP content and functionality is creating tighter design margins.

Power integrity is becoming increasingly critical for successful design signoff and because it often occurs late in the design cycle there is a major impact on timing and physical design closure.  Cadence believes that many power solutions have not kept pace with a designer’s requirements and the time needed for power analysis is increasing owing to the growth in design complexity and size of the ICs which are imposing more complex analysis demands. The company says that current solutions often do not consider the impact of power on timing closure of projects.  There are also fresh challenges being raised by the advent of 3DIC technology.  Many of these challenges focus on thermal breakdown issues and call for complete power integrity analysis from chip to package to system.

By combining Voltus with Cadence’s Encounter Digital Implementation System and Allegro Sigrity Power Integrity tools allows designers to implement a comprehensive power integrity solution encompassing chip, package and PCB.

When integrated with the Virtuoso Power System software Voltus enables analysis of custom/analog IP in an analog mixed-signal SoC design.
 
Accurate IC chip power integrity analysis, driven by real-world power stimulus is also possible when Voltus is used  with Palladium Dynamic Power Analysis functionality.

“With power issues playing an ever-growing role in SoCs, we realized that existing technology would not meet the needs for complex designs,” said Anirudh Devgan, corporate vice president, Silicon Signoff and Verification, Digital and Signoff Group at Cadence.  “Voltus IC Power Integrity Solution is Cadence’s answer to these challenges, and all our early adopters are reporting great successes on its performance and capacity, including on-time tapeout for one of the industry’s largest chips.”

Commenting on the Voltus launch Ken Hansen, chief technology officer at Freescale Semiconductor, said: “We teamed early on with Cadence to validate the Voltus technology and are very impressed by its substantial performance gains without compromising accuracy.  This type of enhanced productivity is invaluable to help us meet our time-to-market goals.”

Alan Coady, Sr. Director of Design Automation Group at IDT, commented: “We were pleased to see the Voltus solution deliver up to a 10X performance improvement across various test cases ranging from 180 nm to 28 nm designs. With the accuracy, ease of use, stability and support we received, we are considering widespread deployment of this new technology from Cadence.”

Availability

Voltus IC Power Integrity Solution is available now. Cadence plans to showcase the Voltus capabilities at the Signoff Summit on Nov. 21 at Cadence headquarters in San Jose, California, USA.

More information about the Voltus IC Power Integrity Solution at www.cadence.com/news/voltus

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News

Share:

Linked Articles
10s