Processor generator is AI-driven
“Selecting the right processor, configuring multi-cores and establishing the right topology is very challenging for the new breed of systems,” says Deepak Shankar, Founder of Mirabilis Design. “Acquiring boards and loading software on each processor instance is expensive; emulators, RTL and cycle-accurate models take a long time to simulate and are not easily available; virtual prototypes do not provide timing accuracy; while analytical models cannot handle the complex traffic patterns. AI technology has evolved and enabled us to take a spreadsheet input and generate a processor model that is fast, accurate and visual.”
Mirabilis Design has used Artificial Intelligence to identify patterns in over 100 processors. Using these patterns, VisualSim AI Processor Generator has created a unique input spreadsheet. Using this input and the learning algorithm database loaded into the generator, existing and future processors models are generated. Data for the input spreadsheet is available in the vendor datasheet. The generated model supports variable processor pipelines, SIMD/MIMD, multi-thread, multi-level cache hierarchy, coherency, heterogeneous execution units, buffers and bus interfaces. The generated model has over 150 statistics for cache hit-ratio, stalls and utilization. The processor has probes to trace pipeline execution sequence, pre-fetch requests, interrupts and pre-emption.
Mirabilis Design has generated models for over 45 processors including ARM: Cortex R4; Cortex M0, M1, M2, M3 and M4; A7, A9 and Cortex A8, A9; A53, A72 and A76; PowerPC: e500 and e600 cores: IBM Power 7, 8; and NXP- 7410, 8548, 750, 7447A, 8641D; Coldfire: MCF5307BUM, MCF5475RM Floating Point Unit; RISC-V and Drive-PX.
VisualSim Artificial Intelligence-driven Processor Generator has been available for the last six months to a limited number of current Mirabilis Design users. Commercial shipment will start in late October. The AI processor generator is available as an add-on to VisualSim Architect 18.3, the modeling and simulation platform.
Mirabilis Design – www.mirabilisdesign.com
Related news:
Cadence, Nvidia to apply machine learning to EDA
Digging EDA’s big data to speed up chip verification and tape-out
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
