MENU

PSoC 4 architecture claims lowest-power ARM Cortex-M0-based devices for embedded designs

PSoC 4 architecture claims lowest-power ARM Cortex-M0-based devices for embedded designs

New Products |
By eeNews Europe



The truly scalable, cost-efficient architecture delivers PSoC’s trademark flexibility, analog performance and integration, along with access to dozens of free PSoC Components – ‘virtual chips’ represented by icons in Cypress’s PSoC Creator integrated design environment. The new PSoC 4 device class will challenge proprietary 8-bit and 16-bit microcontrollers (MCUs), along with other 32-bit devices. Cypress plans to announce the availability of new PSoC 4 families in the first half of 2013.

The PSoC 4 architecture enhances Cypress’s patented, industry-leading CapSense capacitive-touch sensing technology by offering significant leadership in noise immunity. In addition to capacitive sensing, PSoC 4 targets field-oriented control (FOC) motor control, temperature sensing, security access, portable medical, and many other applications.
 
“PSoC 4 enables design engineers to leverage the overall trend toward industry-standard, lower-cost ARM-based solutions, the broad availability of ARM software, and the migration of 8-and 16-bit MCU applications to 32-bit solutions,” said John Weil, Senior Director of PSoC Marketing for Cypress’s Programmable Systems Division. “It is the industry’s only fully scalable, infinitely reconfigurable Cortex-M-class MCU with best-in-class analog integration. It can replace entire portfolios of proprietary MCUs and analog solutions, and it is well-positioned to capture significant market share.”

"Inserting the popular Cortex-M0 processor core into the highly-customizable logic and analog circuitry of Cypress’s PSoC products makes a very appealing combination for applications with unique I/O requirements that warrant a higher performance processor or the widely-used ARM architecture,” said Tom Starnes, Principal Analyst with semiconductor market research firm Objective Analysis. “The trim PSoC 4 with the highly optimized Cortex-M0 processor makes it easier to step up from 8- and 16-bit or proprietary MCU architectures."

The PSoC 4 architecture offers best-in-class power leakage of 150 nA while retaining SRAM memory, programmable logic, and the ability to wake up from an interrupt. In stop mode, it consumes 20 nA while maintaining wake-up capability. It has the widest operating voltage range of any Cortex-M0-based device, enabling full analog and digital operation from 1.71 V to 5.5 V. The architecture facilitates integrated, high-performance custom signal chains and provides both configurable analog and flexible routing.

PSoC 4 uses the PSoC Creator integrated design environment. The IDE’s easy-to-use graphical interface enables designers to drag and drop pre-characterized, production-ready analog and digital IP blocks – PSoC Components – into a single PSoC device to create customized, feature-rich, and highly differentiated end products. Cypress’s platform solution – PSoC 4, PSoC Creator and PSoC Components – simplifies and accelerates the design process, reduces bills of material, and provides extraordinary system value.

More information about the PSoC 4 programmable system-on-chip at www.cypress.com/go/psoc4

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News

Share:

Linked Articles
10s