Reference models for newly ratified RISC-V Specifications
Imperas Software in the UK is offering open-source RISC-V reference models for the latest ratified extensions: Bit Manipulation, Cryptographic (scalar), and Vector, plus the Privilege Specification enhancements. These latest additions further extend the range of RISC V projects based on the open standard RISC V ISA (Instruction Set Architecture) targeted at optimized solutions in applications that range from microcontrollers and application processors, through to multicore arrays for AI (Artificial Intelligence), Machine Learning, and HPC (High Performance Computing).
Imperas simulation products and tools are supported with open-source processor and platform models licensed under Apache 2.0 via the Open Virtual Platforms initiative.
To assist the rapid development of a virtual platform / prototype, these models and platforms can be modified and further extended as required. The Imperas commercial simulation technology and products are based on the freely available open-standard public OVP application programming interfaces (APIs). The full range of 300+ processor models is based on over 12 ISAs to support heterogeneous designs or for projects migrating other architectures to RISC V.
The Imperas RISC-V reference models are used for design verification (DV) of RISC-V processors and for virtual platforms / prototypes to support software development and test throughout the design cycle. The Imperas commercial solutions are available with professional support plus extra features for more complex designs and can integrate within other standard EDA environments, such as SystemC, SystemVerilog, and well-known simulation and emulation tools from Cadence, Siemens EDA, and Synopsys, plus the cloud-based simulation offering from Metrics Technologies.
“An ISA specification is probably the most important interface in computer science; it defines the boundary between the software program and the underlying hardware,” said Simon Davidmann, CEO, Imperas Software Ltd. “RISC-V is the first broadly adopted open standard ISA with many independent implementations. Unlike the single-source developments of the past, RISC-V is community-based with both open-source and proprietary commercial supporters. We are pleased to announce today that the Imperas simulation technology and models are ready to support the fully ratified specifications, plus all the major previous revisions as we continue to support our users.”
The latest release of the Imperas simulation and analysis products and reference models are available now. Current customers can download the latest updated packages via the usual Imperas customer support user portal. The RISC-V reference models are also available via approved EDA distribution partners.
Related article
- Free ISS for RISC-V CORE-V developers
- RISC-V reference simulator adds vector support
- RISC-V verification IP looks to drive SoC designs
- High performance multi-port memory for RISC-V AI chip
Other articles on eeNews Europe
- Microsoft to host secure design tools in the cloud
- Aldec adds automatic UVM testbench generator
- IBM charts path to 1000 qubit quantum processor with new performance metric
- Ultraleap raises £60m to take on the metaverse
- Renesas enters the FPGA business
- TI to build up to four new 300mm fabs in Texas
- European memory company formed
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
