
RFIC simulation, verification and analysis software supports wireless standard-compliant design
<!– /* Font Definitions */ @font-face {font-family:"MS 明朝"; panose-1:0 0 0 0 0 0 0 0 0 0; mso-font-charset:128; mso-generic-font-family:roman; mso-font-format:other; mso-font-pitch:fixed; mso-font-signature:1 134676480 16 0 131072 0;} @font-face {font-family:"Cambria Math"; panose-1:2 4 5 3 5 4 6 3 2 4; mso-font-charset:0; mso-generic-font-family:auto; mso-font-pitch:variable; mso-font-signature:3 0 0 0 1 0;} @font-face {font-family:Cambria; panose-1:2 4 5 3 5 4 6 3 2 4; mso-font-charset:0; mso-generic-font-family:auto; mso-font-pitch:variable; mso-font-signature:3 0 0 0 1 0;} /* Style Definitions */ p.MsoNormal, li.MsoNormal, div.MsoNormal {mso-style-unhide:no; mso-style-qformat:yes; mso-style-parent:""; margin:0cm; margin-bottom:.0001pt; mso-pagination:widow-orphan; font-size:12.0pt; font-family:Cambria; mso-ascii-font-family:Cambria; mso-ascii-theme-font:minor-latin; mso-fareast-font-family:"MS 明朝"; mso-fareast-theme-font:minor-fareast; mso-hansi-font-family:Cambria; mso-hansi-theme-font:minor-latin; mso-bidi-font-family:"Times New Roman"; mso-bidi-theme-font:minor-bidi; mso-ansi-language:EN-GB;} .MsoChpDefault {mso-style-type:export-only; mso-default-props:yes; font-family:Cambria; mso-ascii-font-family:Cambria; mso-ascii-theme-font:minor-latin; mso-fareast-font-family:"MS 明朝"; mso-fareast-theme-font:minor-fareast; mso-hansi-font-family:Cambria; mso-hansi-theme-font:minor-latin; mso-bidi-font-family:"Times New Roman"; mso-bidi-theme-font:minor-bidi;} @page WordSection1 {size:612.0pt 792.0pt; margin:72.0pt 90.0pt 72.0pt 90.0pt; mso-header-margin:36.0pt; mso-footer-margin:36.0pt; mso-paper-source:0;} div.WordSection1 {page:WordSection1;} –>
Additionally, it offers a number of new capabilities to reduce simulation time and increase design efficiency.
Advanced wireless standards such as LTE Advanced (4G) and 802.11ac (WLAN) put high demands on linearity, bandwidth and noise performance, which is changing the nature of transceiver IC design. GoldenGate 2013 introduces new verification test benches that allow RFIC designers to easily validate and optimize their designs using standard-compliant waveforms and measurements such as EVM/ACLR in transmitters, or sensitivity/desensitization in receivers.
The tool also provides a host of technologies to explore, analyze and optimize RF circuits early in the design cycle. With this latest release, a new sensitivity analysis has been added that can be applied when analyzing RF circuits, even when running large-signal analyses.
GoldenGate 2013 introduces several enhancements that cover a broad range of applications.
The fast circuit envelope (FCE) model export from GoldenGate to SystemVue, now includes noise support that is critical for any receiver test (e.g., sensitivity/desensitization). FCE creates a model that is used in SystemVue to represent the degradation due to the RFIC in system-level simulations without facing much of a performance impact.
Fast yield contributor support in envelope transient and S-parameter analyses provides a dramatic speed-up of Monte Carlo simulations for process and mismatch variations. It also provides a contributor table to identify root cause devices and/or blocks.
Core solver improvements include a new oscillator algorithm, that specifically targets high-Q oscillators and high-level transient accuracy control.
New automatic steady-state detection and auto-harmonic estimation within initial transient reduces simulation time and increases design efficiency.
The new version features a broad range of usability enhancements within the graphical user interface, results display and post-processing functionality. Examples include new band spectrum functions for envelope transient measurements or mean value, and standard deviation for each noise source within the noise contribution table.
It offers model support for UTSOI v1.14 and v2.0, and Angelov GaN, as well as model release updates for HICUM level0 1.31 and NXP’s SiMKit version 4.0 and 4.01.
Visit Agilent EEsof EDA Software at www.agilent.com/find/eesof
