MENU

Samsung moves to 5nm EUV for wearable chips

Samsung moves to 5nm EUV for wearable chips

New Products |
By Nick Flaherty



Samsung Electronics has launched the first wearable processor built on a 5nm EUV process.

The Exynos W920 integrates a 4G LTE modem Cat 4 and GNSS L1 satellite navigation in the 5nm chip. Fan-Out Panel Level Packaging (FO-PLP) combines the W920, power management IC (PMIC), LPDDR4 and embedded multimedia card (eMMC) in one package using System-in-Package-embedded Package on Package (SiP-ePoP) configuration.

The Exynos W920 has two ARM Cortex-A55 cores for high-performing yet power-efficient processing and an ARM Mali-G68 GPU that has 10x the graphics performance of the previous core. This will enable faster application launches and a higher quality 3D graphical user interface (GUI) on a device’s qHD (960×540) display.

Always-on-display (AOD) for wearables, especially for smartwatches, is a widely adopted feature as it makes it effortless to take a quick look at the time, notifications, missed calls and more without the need to wake the watch up from sleep mode. Rather than powering up the main CPU, the W920 activates a dedicated low-power display processor, the Cortex-M55, reducing display power consumption under AOD mode compared to its previous Exynos model.

“Wearables like smartwatches are no longer just a cool gadget to have. They’re now a growing part of our lifestyles to keep you fit, safe and alert,” said Harry Cho, vice president of System LSI marketing at Samsung Electronics. “With the Exynos W920, future wearables will be able to run applications with visually appealing user interfaces and more responsive user experiences while keeping you connected on the go with fast LTE.”

The Exynos W920 supports the new unified wearable platform Samsung built jointly with Google, and will be used first in next upcoming Galaxy Watch model.

www.samsung.com/exynos

Other related articles

Sondrel supports 5nm Samsung and TSMC nodes

Samsung ups foundry prices to fund capacity expansion

Samsung 3nm designs can start on Cadence EDA tools

Samsung to build $10bn fab for 3nm chip production in the US

Other articles on eeNews Europe


 

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News

Share:

Linked Articles
10s