MENU

Scalable, royalty-free 32-bit CPU IP core for deeply-embedded designs

Scalable, royalty-free 32-bit CPU IP core for deeply-embedded designs

Feature articles |
By eeNews Europe



The minimal usable D32PRO CPU starts from 6.8k to 10.6k gates when optimised for area: dynamic power is 7 µW/MHz with a 90 nm process (DCD’s IP Cores are synthesisable and foundry independent). It comes with a C compiler and integrated CPU configurator, allowing it to be optimised for either ultra-low energy or for power-user projects.

D32PRO is, says DCD, a completely new, RISC 32-bit CPU that is fully scalable, “It can be easily adjusted to get the efficiency comparable to ARM Cortex M0-M3,” explains Tomek Krzyzak, DCD’s vice-president, “but there’s no problem to run the Core with maximal performance to get up to 1.48 / 2.67 DMIPS/MHz and 2.41 CoreMarks/MHz.”

DCD has released over 70 different architectures, including DQ80251 which it positions as the world’s fastest 8051 CPU. Krzyzak continues, “It’s a completely new, innovative solution…. why waste silicon, why limit performance, why shorten [the] peripherals list? The D32PRO answers all these questions.”

The D32PRO has been equipped with Floating Point Coprocessor and a variety of available peripherals such as USB, Ethernet, I²C, SPI, UART, CAN, LIN, RTC, HDLC, and Smart Card. Other peripherals can be added to the CPU by using standardised interfaces.

The D32PRO is a universal and fully configurable solution, which effectively executes application codes with many jumps (e.g. switching decision tree) as well as homogeneous ones (e.g. arithmetic operations). This wouldn’t be possible without variable pipelining. Another innovation is brought in the command list, which is based on special instructions – derivatives to a higher level language such as C. That approach enabled ultimate code density, which goes in hand with efficient and compact instructions set. Variable length instructions are based on 16 bits and can be executed conditionally. The D32PRO implements the best features of the embedded microcontrollers, where dedicated bit instructions enable efficient cooperation with the attached peripherals.

The D32PRO has been equipped with 13 general registers R0-R12, most of them are being refreshed automatically after interruption. The CPU accelerates interrupts and context switching in real time systems. D32PRO has also been equipped with one non-maskable and dozens of real-time reconfigurable interrupts: like its activity, priority level and number of automatically stacked registers.


The D32PRO emphasises low energy with a special PMU (Power Management Unit), which dynamically controls the clock’s frequency. An engineer can program energy-saving mode for the CPU, where all the peripherals will be working with nominal clock. Moreover, the CPU itself can be moved to STOP mode with the clock detached from it. Then it can return to normal mode by an interrupt from any peripheral. In order to save additional power, the CPU can switch off the peripherals which are unused at any time.

The D32PRO, similarly to DCD’s 8051 IP Cores, is delivered with a built-in hardware debugger, tailored for the 32-bit CPU, that enables full control from Eclipse level (complete Eclipse debugging system with GCC => USB 2.0 cable => D32PRO). In DCD’s debugger only two pins have been used as optimal tradeoff between communication throughput and consumed resources, when in competitive solutions communication needs at least 5 pins (JTAG). A hardware bootloader unit enables firmware memory updates directly from external low cost Flash memory connected through the (Q)SPI interface. The bootloader is equipped with a hardware encryption mechanism which significantly protects firmware against reverse engineering.

DCD; www.dcd.pl

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News

Share:

Linked Articles
10s