MENU

SEGGER adds native J-Link support for Cadence Tensilica cores

SEGGER adds native J-Link support for Cadence Tensilica cores

Business news |
By Jean-Pierre Joosting



SEGGER has announced native J-Link debug probe support for select instances of the Cadence Tensilica Processor IP, a portfolio of configurable and extensible controllers and DSPs.

The Cadence Tensilica cores supported in the first implementation phase are the Xtensa LX7 CPU, a number of HiFi DSPs (HiFi 4, HiFi 3z, HiFi 3, and HiFi 1), and also the Fusion F1 DSP. The latest hardware versions of all commercial SEGGER J-Link models (J-Link BASE, J-Link PLUS, J-Link ULTRA+, and J-Link PRO) now support high-speed download and debugging of these cores via JTAG and SWD.

“The SEGGER J-Link is the most widely used line of debug probes in the market,” says Ivo Geilenbruegge, Managing Director of SEGGER. “J-Links have provided solid value to embedded development for over 15 years. Unparalleled performance, an extensive feature set, a multitude of supported CPUs, and compatibility with popular development environments — all this makes J-Link an unbeatable choice.”

“The drive to push intelligence further out to the edge means that more and more MCUs and SoCs contain our Tensilica CPU and DSP IP,” said George Wall, Group Director of Product Marketing for Tensilica Xtensa Processor IP at Cadence. “The new SEGGER implementation enables us to use the J-Link GDB Server as a native J-Link driver in our Tensilica Xplorer Integrated Development Environment (IDE), resulting in a significant performance increase. As a result, customers will be able to debug their firmware running on Tensilica cores more quickly.”

The Cadence Tensilica core support has already been added to the J-Link software pack, which is available for download.

www.segger.com/products/debug-probes/j-link

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News

Share:

Linked Articles
10s