Segger in Germany has added native J-Link debug probe support for select versions of the Tensilica Processor IP, a portfolio of configurable and extensible controllers and DSPs.
The Cadence Tensilica cores supported in the first implementation phase are the Tensilica Xtensa LX7 CPU, a number of Tensilica HiFi DSPs (HiFi 4, HiFi 3z, HiFi 3, and HiFi 1), and also the Tensilica Fusion F1 DSP. The latest hardware versions of all commercial Segger J-Link models (J-Link BASE, J-Link PLUS, J-Link ULTRA+, and J-Link PRO) now support high-speed download and debugging of these cores via JTAG and SWD.
“J-Link is the most widely used line of debug probes in the market,” said Ivo Geilenbruegge, Managing Director of Segger. “J-Links have provided solid value to embedded development for over 15 years. Unparalleled performance, an extensive feature set, a multitude of supported CPUs, and compatibility with popular development environments — all this makes J-Link an unbeatable choice. We’re happy to add Cadence Tensilica IP to the list of supported cores.”
“The drive to push intelligence further out to the edge means that more and more MCUs and SoCs contain our Tensilica CPU and DSP IP,” said George Wall, Group Director of Product Marketing for Tensilica Xtensa Processor IP at Cadence. “The new implementation enables us to use the J-Link GDB Server as a native J-Link driver in our Tensilica Xplorer Integrated Development Environment (IDE), resulting in a significant performance increase. As a result, customers will be able to debug their firmware running on Tensilica cores more quickly.”
The Cadence Tensilica core support has already been added to the J-Link software pack, which is available for download from the Seggre website.
Other articles on eeNews Europe
- Samsung Foundry tapes out 3nm chips with Synopsys tools
- Sondrel IPO sees biggest UK chip deal since ARM
- £220m for UK’s first active fusion reactor
- Infineon commissions new power semiconductor plant in Hungary
- ARM details updated v9 architecture