MENU

SFT releases industry’s first commercial hierarchical 3D extractor for post-layout verification

SFT releases industry’s first commercial hierarchical 3D extractor for post-layout verification

Technology News |
By eeNews Europe



“Post-layout verification is a major bottleneck in today’s leading edge designs,” said Yuri Feinberg, CEO. “With the introduction of H3D, this bottleneck is removed by providing an accurate extractor that runs with sub-linear performance and delivers a hierarchical output which enables post-layout simulation speed up.”

As a hierarchical extractor, H3D is ideally suited for array-based and repetitive design structures, including memories, FPGAs, and image sensors.

Based on Silicon Frontline’s patented technology, H3D’s extraction performance is sub-linear, which ensures as design size grows extraction performance improves. By providing a hierarchical output netlist, post-layout simulation performance becomes sub-linear when using hierarchical simulators.

H3D hierarchical extraction results are design dependent, but have shown performance improvements from 20-120x when compared to flat extraction.

 Built on a Hierarchical Random Walk Algorithm, users have the ability to specify the accuracy required on a net by net or block by block basis. H3D provides unlimited capacity due to its hierarchical extraction and parallelization.

The hierarchical output supports R, C, distributed RC and RCCc.

H3D is shipping early in Q3.

Visit Silicon Frontline at www.siliconfrontline.com.

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News

Share:

Linked Articles
10s