Spin-orbit torque MRAM devices switch field-free

Spin-orbit torque MRAM devices switch field-free

Technology News |
By eeNews Europe

Lateral TEM cross section view of the SOT-field-free
switching-MTJ with Co magnetic hard mask (MHM).

The concept is manufacturing-friendly on 300mm wafers using CMOS-compatible processes and does not compromise the reliability and sub-ns writing performance of the SOT-MRAM devices, claims imec, opening possibilities for the development of future MRAM-based technologies and non-volatile logic and memory applications.

Thanks to a high endurance and sub-ns switching speed, the new SOT-MRAM devices could potentially replace fast L1/L2 SRAM cache memories. Writing of the memory elements is performed by injecting an in-plane current in a SOT layer that is adjacent to a magnetic tunnel junction (MTJ). During write operation, a small in-plane magnetic field is required to break symmetry and ensure deterministic magnetization switching. In today’s devices, this is done by applying an external magnetic field, which is recognized as a major hurdle for the practical use of these devices.

Instead, imec’s ‘field-free’ switching concept consists in embedding a ferromagnet in the hardmask that is used to shape the SOT layer. With this ferromagnet, a small homogeneous in-plane field is induced on the free layer of the magnetic tunnel junction.

“A major advantage of imec’s integrated solution compared to other proposed solutions, is the ability to separately optimize the properties of the magnetic tunnel junction and the conditions of the field-free switching”, explains Gouri Sankar Kar, program director at imec. “This ‘de-coupling’ turns our field-free switching solution into a manufacturing friendly concept, which is a major requirement for the high-volume production of SOT-MRAM devices.”

RV curves demonstrating field-free switching:
(a) under large applied in-plane field and (b) at 0 external field.

With writing speeds below 300ps and unlimited endurance (up to 1011 cycles) – measured on multiple devices across a 300mm wafer – the approach was demonstrated to be reliable while preserving the original sub-ns writing of the SOT-MRAM devices.

“This confirms the potential of the SOT-MRAM devices for replacing SRAM at low-level caches”, added Gouri Sankar Kar. “Moreover, the new field-free switching concept can potentially be applied to other MRAM-based technologies such as spin-transfer torque MRAM (STT-MRAM) and voltage-controlled magnetic anisotropy (VCMA), and opens doors to other non-volatile logic and memory applications such as non-volatile flip-flop and non-volatile latch circuits.” Future work will focus on further reducing the energy consumption of the SOT-MRAM devices by bringing down the switching current.

Imec –

Related articles:

MRAM revolution could trigger new ARM architecture

IMEC makes spin-orbit torque MRAM on 300mm silicon

Startup tapes out MRAM-based MCU


If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News


Linked Articles