Testing stacked dies in 3D integrated circuits
The new standard allows die makers to design dies which, if compliant to this standard, constitute, once stacked in a 3D integrated circuit (3D-IC) by a stack integrator, a consistent stack-level test access architecture. 3D-ICs exploit the vertical dimension for further integration by stacking dies on top of each other – as a way of keeping the momentum of Moore’s Law going.
The new standard consists of three main elements. (1) DWR, the die wrapper register: scan chains at the boundary of each die in the stack to enable modular testing of the internals of each die and of the interconnects between each pair of adjacent dies. (2) SCM, the serial control mechanism: a single-bit test control mechanism that transports instructions into the stack to control the test modes of the various die wrappers. (3) FPP, the optional flexible parallel port, i.e., a scalable multi-bit test access mechanism to efficiently transport up and down the die stack the large volumes of data typically associated with production test. While DWR and SCM are based on existing DfT standards, the FPP is truly novel to IEEE Std 1838.
“Advances in wafer processing and stack assembly technologies are creating a wealth of different stack architectures. This causes a sharp increase in the number of potential moments at which testing for manufacturing defects can be executed: pre-bond (before stacking), mid-bond (on partial stacks), post-bond (on complete stacks), and final test (on packaged 3D-ICs)”, explains Eric Beyne, fellow and program director 3D System Integration at imec.
“Test equipment contacts ICs via its external interface through probe needles or at test socket. In a die stack, that external interface typically resides in the bottom die of the stack. For the test equipment to be able to deliver test stimuli to and receive responses from the various dies up in the stack, collaboration from the underlying dies is required to provide test access to the die currently being tested.”
An IEEE working group to standardize 3D-DfT was founded in 2011 by Erik Jan Marinissen, scientific director at imec in Leuven, Belgium and he served as its first chair. In recent years, Adam Cron, principal R&D engineer in the Design Group at Synopsys, has been the driving force as the current chair of the Working Group.
“3D-IC is an important technology to deliver the next wave of innovation as the industry scales past 7nm. Currently, die might come from different suppliers with disjoint DfT architectures. We believe standardizing 3D-DfT will benefit our customers by helping form a consistent stack-level DfT architecture and speeding time to market. Synopsys congratulates the IEEE P1838 Working Group on this milestone”, said Amit Sanghani, vice president of engineering in the Design Group at Synopsys in Mountain View, California.
“A DfT standard like IEEE Std 1838 is important to the industry. Die makers know what they must provide, and stack integrators know they can expect. Moreover, EDA suppliers like Cadence can focus their tool support on architectures that are compliant with the new standard. It is good that there is some user-defined scalability with the standard as the 3D-IC field is so wide — a rigid ‘one-size-fits-all’ standard would not work”, added Wolfgang Meyer, senior group director R&D at Cadence Design Systems in San Jose, California.
Imec – www.imec-int.com
Related articles.
Leti pushes 300mm wafer-to-wafer hybrid bonding to 1µm-pitch for 3D ICs
3D IC ramp up: what can we learn from MEMS?
Developing and strengthening 3D IC manufacture in Europe
TSVs to split more chips: re-integration is the focus
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
