Thalia to offer analog schematic porting
The Amalia schematic porting tools will be commercially available in 4Q19, Thalia said.
The schematic porting capability integrates into the Cadence analog design flow, accepting inputs via the industry-standard Component Description Format (CDF) and is configured for TSMC, Globalfoundries, UMC, SMIC and in-house technologies of Tier-1 design companies.
The Amalia porting capability encompasses device mapping and respects target process rules and constraints. It accepts CDF properties such as width/length; technology limitations such as maximum/minimum device dimensions and area constraints. Integrating this with Amalia design centering capability helps analysis of the porting process by providing an error/warning log. It also inspects interconnect and terminal locations, rewiring the design to address any shorts.
In cooperation with lead partners in the RF and power management areas, such as Catena, the technology has been shown to achieve design time savings of 50 percent (see Thalia, Catena demo analog IP re-use).
Sowmyan Rajagopalan, Thalia Founder and CTO, commented: “Process migration – moving IP between foundries or process nodes – is one of the biggest challenges facing analog IP providers today, and schematic porting is a key part of that process. The Amalia schematic porting capability provides all the support an experienced analog designer needs: automating where possible, but also providing analysis and direction to make the task quicker and easier overall.”
Related links and articles:
Thalia case study: Design centering of an LNA
News articles:
Thalia, Catena demo analog IP re-use
ASV, pioneer of EDA, to advise UltraSoC
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
